Montana Veteran Jobs

facebook youtube linkedin
Mobile Montana Labor & Industry Mobile Logo

Job Information

Meta Silicon Engineering Manager, Reality Labs in Helena, Montana


You will be heading to manage a talented team of silicon engineers working on DSP and Machine Learning, enabling new audio signal processing technologies. The role requires you to be an expert in accelerator design with strong implementation, low power, methodology, and silicon architecture background. You will lead the team to closely collaborate with the architecture, reference design teams, firmware and software application team to build IP(s) used in AR/VR products. You must have experience running teams working in an agile environment.

Required Skills:

Silicon Engineering Manager, Reality Labs Responsibilities:

  1. Lead team working on DSP and Machine Learning for vertical audio IPs starting from architecture, from design to physical design and system validation.

  2. Recruit top talent and develop key relationships with design service providers.

  3. Work with cross-functional leads, including silicon architects, SOC teams, software, systems architects, product managers, and researchers, to develop a steady stream of industry leading accelerators aimed at the most impactful use cases.

  4. Develop a strategy for delivering IPs across several chips targeted to low power wearable devices.

  5. Recruit top talent and develop key relationships with design service providers.

Minimum Qualifications:

Minimum Qualifications:

  1. MS in EE/CS or equivalent.

  2. 10+ years of experience in architecture, microarchitecture, IP lead, execution, or implementation of IP, DSP, or ML accelerators.

  3. Track record of successfully delivering SoC’s or accelerator IP’s into mass production.

  4. Track record of leadership (growing, supporting, and mentoring a healthy team). Demonstrated experience scaling up your team. Working across large organizations.

Preferred Qualifications:

Preferred Qualifications:

  1. Experience in SoC integration and ASIC architecture.

  2. Experience in SoC µarchitecture.

  3. Experience in RTL coding and synthesis in SystemVerilog, Verilog, or VHDL.

  4. Experience in Design Verification OVM/UVM/System Verilog.

  5. Experience in DSP or Machine learning, AI, Artificial Intelligence accelerators.

  6. Experience in PD of IP integration.

  7. Experience in C/C++ programming for DSP Accelerator APIs.

  8. Experience in DFT/Testability requirement and test program definition.

  9. Experience in Python (or similar) scripting experience.

  10. Experience in Agile process improvements and methodology.

  11. Experience working with vendor partners.

  12. Interest in tackling diverse challenges and must demonstrate good interpersonal skills.

Industry: Internet

Equal Opportunity: Facebook is proud to be an Equal Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Facebook is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at